shopping_cart
menu
Login
Store
University Tech Bytes
VLSI
Sort By
Relevance
Newly Added
Top Selling
Price: Low to High
Price: High to Low
Title
Categories
arrow_drop_down
Semi-custom
Full Custom
VLSI
UTB33(b) - Part-2: ASIC Physical Design and Implemetation of SPI Protocol (Netlist-to-GDSII)
Dr Mamidi Nagaraju
UTB03 - Arithmetic Logic Unit Design Using Cadence EDA Tools (RTL - GDSII)
Dr Mamidi Nagaraju
UTB35 - Part-1: ASIC Design and Verification of FIFO (First In-First Out) using Cadence EDA Tools (RTL-to-Netlist)
Ashwini H, Pooja C
UTB19 - Implementation and Analysis of 5 transistor Differential Amplifier using Cadence EDA tools
Dr Mamidi Nagaraju
UTB36 - Part-1: ASIC Design and Verification of I2C(Inter-Integrated Circuit) Protocol using Cadence EDA Tools (RTL-to-Netlist)
Ashwini H, Pooja C
UTB09 - Sequence Detector Design Using Cadence EDA Tools (Spec-GDSII)
Navaneetha krishnan
UTB 37 - Part-1: ASIC Design & Verification of Shift & Add Multiplier using Cadence EDA Tools
Shivaprasad B K
UTB21 - Implementation of 4-bit R2R DAC Using Cadence Tools
Shivaprasad
UTB 38 - Part 1 - Boolean Expression Implementation using CMOS Logic Cadence Tool Flow
Shivaprasad B K
UTB - Prelude - 4-Bit Binary Counter – ASIC Flow Using Cadence EDA Tools - Prelude
Dr Mamidi Nagaraju
UTB23 - Design and Implementation of 8-bit Magnitude Comparator using Cadence EDA tools (RTL - GDSII)
Dr Mamidi Nagaraju, Ashwini H
UTB01 - 4-Bit Binary Counter – ASIC Flow Using Cadence EDA Tools
Dr Mamidi Nagaraju
UTB02 - Full Custom Analog Inverter Design using Cadence EDA Tools
Shivaprasad B K
UTB06 - Design and Implementation of Two Input CMOS NAND Gate
Dr Mamidi Nagaraju
UTB14 - Design and Implementation of 4-Bit Divider Using Cadence EDA Tools
Shivaprasad B K
UTB29 Part:1 -ASIC Design and Verification of MAC Unit (RTL-to-Netlist)
Dr Mamidi Nagaraju, Ashwini H
Cart (
0
Items )
There are no items in your cart
Add More
Item Details
Price
You may also be interested in
:
Review
Contact us